

$$\text{CPU Clock} = \frac{\text{No. of total Cycles}}{\text{Instruction}} * \frac{\text{No. of Average Cycle per Instruction}}{\text{(CPI)}}$$

LECTURE-04

Monday
31/8/26

Instruction Count & CPI.

$$\text{CPU Time} = \text{Instruction Count (IC)} \times \text{CPI} \times \text{Clock Cycle Time}$$

$$\text{CPU Time} = \frac{\text{IC} \times \text{CPI}}{\text{Clock Rate}}$$

Q: A: Cycle time = 250 ps, CPI = 2
B: " = 500 ps, CPI = 1.2

} Same
ISA

Which is faster & how much?

$$\begin{aligned} \text{CPU Time A} &= \text{IC} \times \text{CPI}_A \times \text{Cycle time (A)} \\ &= 1 \times 2 \times 250 = 500 \text{ ps} \end{aligned}$$

$$\begin{aligned} \text{CPU Time B} &= \text{IC} \times \text{CPI}_B \times \text{Cycle time (B)} \\ &= 1 \times 1.2 \times 500 = 600 \text{ ps} \end{aligned}$$

$$\frac{\text{Time(B)}}{\text{Time(A)}} = \frac{600}{500} = 1.2 \rightarrow \text{B is 1.2 times faster.}$$

Q: Program	CPI	$\sum_{i=1}^n (\text{IC}_i \times \text{CPI}_i)$
A	1	
B	2	
C	3	

Class	A	B	C	
CPI	1	2	3	
Seq 1	2	1	2	} Seq 1 & 2 tells key specific sequence main kithe total Instruc (IC) hein
Seq 2	4	1	1	

• CPU Cycles Seq 1 = $(1 \times 2) + (2 \times 1) + (3 \times 2)$
 $= 10 \text{ Cycles}$
 total in seq 1

Seq 2. CPU Cycles = $(1 \times 4) + (2 \times 1) + 3 \times 1$
 $= 9 \text{ Cycles}$
 total in Sequence 2.

• $IC(1) = 2 + 1 + 2 = 5$

• $IC(2) = 4 + 1 + 1 = 6$

- Therefore Sequence two is better as it has less cycles (9) than seq. 1 even though IC of seq 2 is greater than seq 1 IC

 **RISC-V** : It is a computer which uses reduced instruction set.

$$y = (g + h)_{t_0} - (i + j)_{t_1}$$

add t_0, g, h

add t_1, i, j

Sub y, t_0, t_1

Double = 64 bits

Word = 32 bits

① R-Type: it's a type of RISC-V

- It has 32 registers (so we need 5 bits as $2^5 = 32$)
- Each register has 64 bits.

add $x5, x20, x21$

add $x6, x22, x23$

sub $x19, x5, x6$

these are R-type Instruction.

} replaced the variables with registers (like $x21$) • we can't use $x0$.

• need to tell that we're assigning which variable to which register.

offset to add Date _____

Load: Memory $\rightarrow$ register (read)

ld, x5, address $\rightarrow$ 40 (x28) Base address

double

Store: Register $\rightarrow$ Memory (write)

sd, x5, address

word

* It could be ld, lw, sd, sw.

Sign extension:

- Representing a number using more bits to preserve the numeric value
- Whichever bit will be in ~~MSB~~ MSB we just have to extend it towards left
- if we've 1011 in signed form then it is -3
we'll just do 1111 1011 for sign ext. -

$\Rightarrow$ Instruction Register & Bit Division:

7 bits 5 bits 5 bits 3 bits 5 bits 7 bits

func7	rs2	rs1	func3	rd	opcode
-------	-----	-----	-------	----	--------

add x9, x20, x21

func3 = 0

func7 = 0

opcode = 51

all these and the registers should be

in binary of specific boxes' bit length.

0000600	10101	10100	000	01001	0110011
(0)	1	5	A	0	4 8 3)

16